HP Forum Archive 19

[ Return to Index | Top of Index ]

HP71B - Bus Message #1 Posted by Raymund Heuvel on 5 May 2010, 8:03 a.m. Is there any experience with HP-71B Bus measurement with a Logic Analyzer? Screen dumps? Thx Raymund

Re: HP71B - Bus Message #2 Posted by Alejandro Paz (Germany) on 7 May 2010, 3:19 a.m., in response to message #1 by Raymund Heuvel I know it is not what you asked for, but what do you want them for ? I made some measurements with a LA of the HP-71B bus for a RAM expansion board I made last year, but it seems, now that I look for them, that the files are gone :(. The BUS is described in the hardware manual for the HP-71B (it is in the museum's CD collection). I can make the measurements again, it is not a problem. If you plan on some hardware I'd recommend you use level shifters (like the 1T45 from TI) because the voltage swings from 0 to 6V outside the commonly-used-today CMOS chips. (Unless you use the 4xxx series, of course).

Re: HP71B - Bus Message #3 Posted by Raymund Heuvel on 7 May 2010, 9:56 a.m., in response to message #2 by Alejandro Paz (Germany) Hi Alejandro I have created a "Software" HP-71 Bus and as a feature I think about a "Logic Analyzer" function presenting the HP-71 Bus signals. So no Hardware. Does the Bus description in the IDS match the reality? Thanx and BR Raymund

Re: HP71B - Bus Message #4 Posted by Alejandro Paz (Germany) on 7 May 2010, 10:22 a.m., in response to message #3 by Raymund Heuvel Yes it does. I can post a trace image if you (still) want it. What is your program for ? Are you writing an emulator ? (No problem if you do not want (yet) to tell).

Re: HP71B - Bus Message #5 Posted by Hans Brueggemann on 7 May 2010, 2:19 p.m., in response to message #3 by Raymund Heuvel hi raymund, i am currently working on a RAM extension, too. i did some investigations on the HP-bus and it works very well according to the hardware IDS, chapter 2.1., 2.2, 2.3. i did not test 2.4. yet. chapter 2.3.data transfer implies that single nibble transfers are possible, but i was never able to catch one in real life. maybe, someone (you?) can shed some light on as to whether there *are* single nibble data transfers, or always bytewise data transfers on the bus. best regards, hans Edited: 8 May 2010, 2:26 a.m.

Re: HP71B - Bus Message #6 Posted by Christoph Giesselink on 9 May 2010, 4:34 p.m., in response to message #5 by Hans Brueggemann Quote: chapter 2.3.data transfer implies that single nibble transfers are possible, but i was never able to catch one in real life. maybe, someone (you?) can shed some light on as to whether there *are* single nibble data transfers, or always bytewise data transfers on the bus. Hello Hans, some PC addresses of ROM 2CDCC where the OS doing single nibble transfers. Behind the opcode I added the content of the data register at this time. All captures are made during the BASIC command line waiting. 0070A C=DAT0 1 D0=#2F6E3 0EF86 C=DAT0 P D0=#2E1FD 0EF90 C=DAT0 P D0=#2E1FD 014CF DAT0=C 1 D0=#2F81F 0150D C=DAT0 S D0=#2F81F 01B71 DAT0=C 1 D0=#2E3FF Cheers Christoph

Re: HP71B - Bus Message #7 Posted by Hans Brueggemann on 10 May 2010, 1:20 p.m., in response to message #6 by Christoph Giesselink christoph, the reason why i was asking is as follows: *if* it would have been a simple bytewise "affair" it would have been easy to collect two nibbles from the bus in a single 8 bit latch and then write the data in one step into a bytewide RAM. however, if there is a nibble-wide piece of data to be stored in RAM, then one has to a) read 1 byte from RAM into latch, b)modify contents of latch with previously read nibble, c)write back byte in latch into RAM. thus, the "1 nibble scenario" requires more process-cycles than the "always 1 byte scenario". schade eigentlich. aber danke fuer die info! best regards, hans

Re: HP71B - Bus Message #8 Posted by Christoph Giesselink on 10 May 2010, 2:47 p.m., in response to message #7 by Hans Brueggemann Hans, there's a more worse scenario: writing a byte to an odd Saturn address! When you have a look onto the Yorke chip signals inside the HP48GX you always see two read cycles when you write a byte to an odd address in RAM. Life is hard. ;-) Cheers Christoph

Re: HP71B - Bus Message #9 Posted by Didier Lachieze on 7 May 2010, 10:49 a.m., in response to message #2 by Alejandro Paz (Germany) Quote: I made some measurements with a LA of the HP-71B bus for a RAM expansion board I made last year, but it seems, now that I look for them, that the files are gone :(. Would you mind sharing your experiment results on this RAM expansion board for the HP-71b? Any picture or design details would be greatly appreciated !

[ Return to Index | Top of Index ]

Go back to the main exhibit hall